An IC architecture for RF Energy Harvesting systems
Authors:
Abstract
In this work we present an IC architecture for RF energy harvesting. The system has been designed with a 0.18μm CMOS SMIC technology and optimized at 900MHz. Simulation results have confirmed that the integrated system handles an incoming power typically ranging from -25 dBm to 20 dBm by rectifying the variable input signals into a DC voltage source with an overall efficiency up to 50%. The chip area estimation for the proposed system is as low as 3x3mm2.
Keywords
Energy Harvesting, Integrated Circuits, Autonomous Devices, RF Signals, Low-Power.
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
L. Pantoli, A. Leoni, V. Stornelli and G. Ferri, "An IC architecture for RF Energy Harvesting systems," in Journal of Communications Software and Systems, vol. 13, no. 2, pp. 96-100, June 2017, doi: 10.24138/jcomss.v13i2.377
@article{pantoli2017architectureenergy,
author = {Leonardo Pantoli and Alfiero Leoni and Vincenzo Stornelli and Giuseppe Ferri},
title = {An IC architecture for RF Energy Harvesting systems},
journal = {Journal of Communications Software and Systems},
month = {6},
year = {2017},
volume = {13},
number = {2},
pages = {96--100},
doi = {10.24138/jcomss.v13i2.377},
url = {https://doi.org/10.24138/jcomss.v13i2.377}
}